Part Number Hot Search : 
2SD1646 18200 BP51L12 00266 0N03L JANSR2 K3515 CMZ5384B
Product Description
Full Text Search
 

To Download SCG4001 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  application the connor-winfield SCG4001 provides high precision phase lock loop frequency translation for the telecommunication applications. SCG4001 is well suited for use in line cards, service termination cards and similar functions to provide reliable reference, phase locked, synchronization for tdm, pdh, sonet and sdh network equipment. the SCG4001 provides a jitter filtered, wander following output signal sychronized to a superior stratum or peer input reference signal. the SCG4001 is designed to operate with a stratum 4 reference features ? 32 ppm absolute pull-in range  3.3v high precision pll  tri-state capability  active alarms  guaranteed free run 20ppm  1 sec. acquisition time SCG4001 synchronous clock generators pll 2111 comprehensive drive aurora, illinois 60505 phone: 630- 851- 4722 fax: 630- 851- 5040 www.conwin.com bulletin sg043 page 1 of 12 revision p00 date 08 aug 02 issued by mbatts
data sheet #: sg043 p age 2 of 12 rev: p00 date: 08/08/02 ? copyright 2002 the connor-winfield corp. all rights reserved specifications subject to change without notice absolute maximum rating table 1 symbol parameter minimum nominal maximum units notes vcc power supply voltage 3.0 3.6 volts v1 input voltage -0.5 5.5 volts ts storage temper ature -65 150 deg. c functional block diagram figure 1 alarm detection reference input (pin 4) divider dpfd analog filter divider free run control force free run (pin 13) select a (pin 5) select b (pin 6) lol alarm output (pin 11) cmos reference output (pin 7) vcxo lor alarm output (pin 12) differential lvpecl outputs q (pin 18) q n (pin 16) scg4000 series block diagram vcxo enable (pin 1) general description the SCG4001 is a digital phase locked loop generating a lvpecl outputs from an intrinsically low jitter voltage controlled crystal oscillator. the lvpecl outputs may be disabled. the jitter attenuated internal reference, divided down from the output frequency, is also output to a pin. the SCG4001 can only lock to an 8khz reference. a filtered reference output signal is available at the same frequency. the unit has an acquisition time of about 1 second and it is tolerant of different reference duty cycles. further features include alarm outputs for loss-of- reference (lor) and loss-of-lock (lol). during the lor alarm, the scg4000 will also enter a free run state, which will guarantee a 20 ppm accurate output. additionally the free run mode may be entered manually. the alarms and reference output may be put into the tri-state high impedance condition for external testing purposes. the package dimensions are 1.025? x 1.0? x 0.429? on a 6 layer fr4 board with castellated pins. parts are assembled using high temperature solder to withstand 63/37 alloy, 180 c surface mount reflow processes.
data sheet #: sg043 p age 3 of 12 rev: p00 date: 08/08/02 ? copyright 2002 the connor-winfield corp. all rights reserved specifications subject to change without notice notes: 1.0: requires external regulation and filter (22uf, 330 pf) ` 2.0: from a 20 ppm offset in reference frequency 3.0: 50 ? load biased to 1.3v cmos input and output characteristics table 4 symbol parameter minimum nominal maximum units notes v ih high level input voltage 2 5.5 v v il low level input voltage 0 0.8 v t io i/o to output valid 10 ns c o output capacitance 10 pf v ho high level output voltage loh = 04ma 2.4 vcc min. v io low level output voltage lo1 = 8ma 0.4 vcc max. t ir input reference signal pulse width 12.5 ns operating specifications table 2 symbol parameter minimum nominal maximum units notes v cc power supply voltage 3.135 3.3 3.465 volts 1.0 i cc power supply current - 230 280 ma t o temperature range 0 - 70 c f fr free run accuracy -20 - 20 ppm f cap capture/pull-in range -32 - 32 ppm f bw jitter filter bandwidth - - 10 hz t jtol input jitter tolerance - - 6.25 s t aq acquisition time - 1 - s 2.0 t rf output rise and fall time (20% 80%) 100 225 350 ps 3.0 features table 3 parameter specifications notes alarms lor, lol status on seperate cmos outputs tdev 70 ps (typical) mtie 800 ps (typical) vcxo output logic type lvpecl reference output logic type cmos package fr4 sm 1.025" x 1.0" x 0.429"
data sheet #: sg043 p age 4 of 12 rev: p00 date: 08/08/02 ? copyright 2002 the connor-winfield corp. all rights reserved specifications subject to change without notice output jitter specifications table 6 jitter bw 10 hz - 1 mhz sonet jitter bw 12 khz - 20 mhz frequency (mhz) ps (rms) m ui ps (rms) m ui 125.0 20(typical) 2.5 (typical) 1 (max), 0.3 (typical) 0.125(max) output programming table 7 tristate free run output 0 0 locked to reference selected (default) 1 x hi-z tristate condition 0 1 free run at nominal frequency alarm status table 9 lol output lor output alarm output 0 0 no alarm 1 0 loss-of-lock x 1 loss-of-reference lvpecl output characteristics table 5 symbol parameter minimum nominal maximum units notes v oh high level pecl voltage 2.27 2.34 2.42 v v ol low level pecl voltage 1.49 1.51 1.68 v c l output capacitance 10 pf t skew differential output skew 50 ps pin description table 8 pin # connection description 1 enable/disable enable = 0, disable = 1 for vcxo ouputs, default = 0 (for no connect) 2 tck jtag pin that is used only by connor-winfield for programming. do not connect 3 tdo jtag pin that is used only by connor-winfield for programming. do not connect 4 reference in cmos reference frequency input 5 select a ref erence frequency select pin, default = 0 (for no connect) 6 select b ref erence frequency select pin, default = 0 (for no connect) 7 reference out filtered reference output 8 ground power ground 9 tri-state enable cmos output tri-state enable (hi-z =1, default = 0) 10 v cc 3.3v supply voltage. 11 loss of lock lol alarm output 12 loss of reference lor alarm output 13 free run force output frequency to free run (fr = 1, default = 0) 14 tdi jtag pin that is used only by connor-winfield for programming. do not connect 15 tms jtag pin that is used only by connor-winfield for programming. do not connect 16 vcxo out vcxo differential lvpecl output 17 signal ground vcxo output ground (shield) 18 vcxo out vcxo differential lvpecl output
data sheet #: sg043 p age 5 of 12 rev: p00 date: 08/08/02 ? copyright 2002 the connor-winfield corp. all rights reserved specifications subject to change without notice package dimensions figure 2 recommended footprint dimensions figure 3 keep out area
data sheet #: sg043 p age 6 of 12 rev: p00 date: 08/08/02 ? copyright 2002 the connor-winfield corp. all rights reserved specifications subject to change without notice tape and reel dimensions figure 4 solder profile figure 5 temp 0 100 150 200 250 50 12345678 time (minutes) (deg c) recommended reflow profile peak temp: 217 deg c max rise slope: 1.5 deg c/sec time above 150 c: 100 sec
data sheet #: sg043 p age 7 of 12 rev: p00 date: 08/08/02 ? copyright 2002 the connor-winfield corp. all rights reserved specifications subject to change without notice typical application figure 6 input select mux mux mux mux system select bits system signal cw?s stm/mstm module cw?s stm/mstm module cw?s scg 4000 cw?s scg 4000 a b c s y a b c y s a b a b s y s y typical application of connor-winfield?s scg4000 series timing products timing card #1 timing card #2 line cards rcv rcv clock out clock out target system under test possible choices include stanford research model: fs700 truetime model xxx arbitrary waveform generator external reference input arbitrary waveform generator [noise source] ds1 rate rz (1.544 mhz), e1 rate rz or 8 khz clock rz with noise modulation tektronix sj300e clock or bits logic level clock input (ttl, cmos, etc.) hp53310a modulation analyzer / time interval analyzer ds1 rate [1.544 mhz] bits bipolar phase error data output sample wande r g eneration (tdev) for s tm/m stm-s 3 10 0 .0 e - 1 2 1.0e- 9 10.0e-9 10 0.0e- 9 1.0e- 6 1 0.0e- 3 100.0e- 3 1.0e+0 10.0e+0 100.0e+0 1.0e+ 3 integ ratio n time (sec) tdev (se c tdev gr1244-fig5.1 gr1244-fig5-3 typical response - 3000 sec ond test - jitter applied (2 ui @ 10 hz) ref da te a p r 22 1998 kd h c o pyright 1998 c o nno r-w infield a lll right s re s erved sample m tie data for stm -s3/m stm-s3 1.0e-9 10.0e-9 100.0e-9 1.0e-6 100 .0e- 3 1.0e+0 10.0e+0 10 0.0e+ 0 1.0e+ 3 10.0 e+ 3 observation time (s) m t ie (s mtie 1244-5.2 mask (a ) 1244-5.2 mask (b) 1244-5.6 mask gr253-5.4.4.3.2 c o pyright 1998 co nno r-winf ield a ll righ ts reserv ed t ypical respo nse - 3000 seco nd tes t - jitter applied (2 ui @ 10 h z) re f da te ap r 22 199 8 kdh standards compliance documents time-stamped ensemble based on absolute time reference (10mhz input) ds-1, oc-3, oc-12 electrical or optical signals wander analyzer data (ieee-488) 10 mhz this device supplies system time information. it can be thought of as supplying "absolute time" reference information 10 mhz external reference input noise modulation input 10 mhz external reference input ieee-488 controller platform for software hp 53305a phase analyzer hp e1748a sync measurement tektronix wander analyzer 10 mhz external reference input timing card line card timing card oc-3 line card oc-12 line card oc-48 line card ds-1 line card . . . . ... mtie, tdev, wander transfer, and wander generation plots tektronix sj300e gps or loran timing source typical system test set-up figure 7
data sheet #: sg043 p age 8 of 12 rev: p00 date: 08/08/02 ? copyright 2002 the connor-winfield corp. all rights reserved specifications subject to change without notice 100.0e-12 1.0e-9 1.0e-3 10.0e-3 100.0e-3 1.0e+0 10.0e+0 100.0e+0 observation window (tau) mtie scg4000 series typical mtie figure 8 scg4000 series typical tdev figure 9 10.0e-12 100.0e-12 1.0e-3 10.0e-3 100.0e-3 1.0e+0 10.0e+0 tau tdev
data sheet #: sg043 p age 9 of 12 rev: p00 date: 08/08/02 ? copyright 2002 the connor-winfield corp. all rights reserved specifications subject to change without notice
data sheet #: sg043 p age 10 of 12 rev: p00 date: 08/08/02 ? copyright 2002 the connor-winfield corp. all rights reserved specifications subject to change without notice
data sheet #: sg043 p age 11 of 12 rev: p00 date: 08/08/02 ? copyright 2002 the connor-winfield corp. all rights reserved specifications subject to change without notice
2111 comprehensive drive aurora, illinois 60505 phone: 630- 851- 4722 fax: 630- 851- 5040 www.conwin.com revision revision date note p00 08/08/02 preliminary release


▲Up To Search▲   

 
Price & Availability of SCG4001

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X